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Abstract— The high performance sensorless AC drives re-
quire a fast digital realization of many mathematical opera-
tions concerning control and estimators’ algorithms, which 
are time consuming. Therefore developing of custom-built 
digital interfaces as well as digital data processing blocks 
and sometimes even integration of ADC converters into one 
integrated circuit is necessary. Due to the fact that develop-
ing an ASIC chip is expensive and laborious, the FPGA 
based solution should rather be used on the design stage of 
the algorithm. In this paper the application of FPGA in high 
performance DTC induction motor drive is presented. Few 
issues concerning the implementation of IM drive control 
structures in FPGA are discussed. The use of CORDIC 
algorithm for some mathematical operations in the DTC 
method is described. Experimental test results of this drive 
control structure realised in FPGA are demonstrated.   
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I. INTRODUCTION 
The efficient control of the induction motor drive sys-
tems  involves fast computational units. Signal processors 
and microprocessors are frequently used in such applica-
tions. Using universal microprocessors or signal proces-
sors enables obtaining high computational efficiency but 
significantly increases the costs of a drive application. 
The 16 and 32 bit processors designed for electric drive 
applications have relatively low computational power. 
Furthermore, the sets of interfaces offered by such proc-
essors in some application have to be replaced by special-
ized ones. Alternatively the ASIC (Application-Specific 
Integrated Circuit) chips can be applied. Such an ap-
proach enables developing custom-built digital interface 
as well as digital data processing blocks and sometimes 
even integration of ADC converters into one integrated 
circuit. Developing an ASIC chip is however expensive 
and laborious, therefore on the design stage of algorithm 
and interface development, FPGA (Field-Programmable 
Gate Array) based solution can be used.  
Recently, the FPGA devices have been improved and 
the their application has expanded from prototyping tasks 
to telecommunication, image and sound processing and 
many other. The properties of the algorithm processing, 
such as capability of performing real parallel calculations, 
combined with solutions’ flexibility, are probably the 
main reasons for applying the FPGA to many technical 
domains. Many available matrices contain, apart from the 
standard elements, specialized digital signal processing 
blocks capable of performing hardware multiplication 
with accumulation, embedded RAM, clocks, and block 
providing with the advanced input-output configuration 
with digitally controlled impedance feature. The possibil-
ity of developing a real hardware implementation of the 
signal processing algorithms is also a great merit [6]. 
In this paper the application of FPGA to the direct 
torque control of the induction motor drive is described 
and the results of experimental tests are presented. 
II. FPGA APPLICATION TO  DRIVE SYSTEMS 
The procedure for the AC drives control consist of 
several tasks, i.e. position or speed control, torque or 
current control, state estimator or observer, inverter con-
trol algorithm, etc. Usually, when a microprocessor or 
digital signal processor is used, the control algorithm is 
executed sequentially (Figure 1a). In many technical 
papers only chosen parts of the AC motor control struc-
tures are dedicated to FPGA implementation, like: I/O 
subsystems [1], space vector modulation method (SVM) 
for the voltage inverter [10], [16], while the main control 
tasks are still realised sequentially by the supervising 
microprocessor system (usually digital signal processor). 
Applying FPGA to the whole control structure of the 
induction motor drive, forces different approach to con-
trol algorithms implementation. In this case the control 
algorithm has to be decomposed into separated parallel 
tasks, as it is shown in Fig. 1b (additional internal frames 
specify blocks representing algorithm parts executed in 
parallel).  
Few levels can be distinguished in the decomposition 
task. The first one is functional parts specification, which 
involves:  
• performing the necessary measurement (data convert-
ers handling) 
• state variables reconstruction (in case of a sensorless 
drive), 
• control signals determination (for instance the desired 
stator voltage values), 
• calculations of power inverter’s switch-on times, 
• handling the power transistors switching and power 
signals, overcurrent alarms, etc., 
• I/O interface handling, 
• user interaction. 
The second - decomposition level - incorporates speci-
fication of data streams and their interactions, and thus 
creates parallel signal processing paths as well as im-
proves the application in order to take advantage of the 
hardware arithmetic blocks embedded in FPGA.  
The PIPELINE technique application is the third level. 
By means of the PIPELINE technique, the decomposition 
of the signal processing paths is performed, and thus a 
parallel computation of most operations in the decom-
posed data paths is obtained [12], [15].  
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Fig. 1. The illustration of serial and parallel implementation  
of the AC motor control system 
 
In the further parts of this paper the issues dealing with 
developing the FPGA implementation of the direct torque 
control method for the induction motor control are dis-
cussed. The CORDIC algorithm is proposed in order to 
execute the specific trigonometric operations needed for 
the determination of the actual flux position in DTC 
structure using FPGA.  
The experimental results, obtained for the FPGA based 
DTC method applied to the induction motor drive are 
presented.  
III. DIRECT TORQUE CONTROL OF THE INDUCTION MOTOR 
The DTC (Direct Torque Control) method was pro-
posed by Depenbrock and Takahaski and Noguchi [8], 
[9]. The basic scheme of this control structure is pre-
sented in Figure 2. In this method the controlled values 
are the stator flux vector magnitude and electromagnetic 
torque of the induction motor. The control is based on the 
signals provided by two comparators, i.e. the stator flux 
two level comparator and the torque three level compara-
tor. The differences in the desired and actual stator flux 
amplitude and torque values, estimated on the basis of 
Eq. (1) and (2), respectively, constitute the comparators’ 
input signals. The actual values of the stator flux vector 
components and the electromagnetic torque of the motor 
are computed using the measured stator currents and 
calculated stator voltages (based on the known inverter 
states) in the stationary reference frame α−β  (in per unit 
system): 
( )∫ −= dtrT sssNs iuΨ
1
     (1) 
{ }ssem iΨ*Im=         (2) 
where: 
Ψs , is , us – the stator flux, current and voltage vectors, 
respectively, rs – the stator winding resistance, fsN –
nominal frequency of the motor voltage, TN=1/2pifsN . 
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Fig. 2 The basic scheme of the DTC structure 
 
The signals from two comparators (RΨ, Rm) along with 
the information about the stator flux vector position (sec-
tor number N) enable selecting the optimal state of the 
inverter switches form the predefined switching table 
(ST). By changing the desired torque value appropriately, 
the motor speed can be controlled by the suitable speed 
controller. In the case of the considered method the stator 
flux magnitude is stabilized. When the proper hysteresis 
band of the flux controller and a suitable type of the 
switching table are chosen, either hexagonal or circular 
trajectory of the flux vector can be obtained.  
In the contrary to the field-oriented control methods 
(FOC) of IM drives, in the DTC method the transforma-
tion of coordinate is not required [11]. This method, how-
ever, requires continuous detection of the stator flux vec-
tor magnitude and position. Hence, the stator flux vector 
components Ψsα, Ψsβ (Cartesian coordinates), calculated 
based on Eq. (1), have to be transformed to polar coordi-
nates ( sΨ , γΨs), what involves troublesome algebraic 
calculations, particularly difficult in the FPGA implemen-
tation, in contrast to the DSP implementation. The 
CORDIC algorithm was used for solving this problem in 
FPGA realisation. 
IV. DESCRIPTION OF THE CORDIC ALGORITHMS 
The CORDIC (COordinate Rotation DIgital Computer) 
algorithms are methods for trigonometric, hyperbolic, 
exponential and other elementary functions’ calculations 
[2], [13]. The CORDIC algorithms take advantage of the 
Volder algorithm [13] proposed in 1959 and are based on 
a certain vector rotation by a given angle θ.  
The basic CORDIC can be used in two modes [2]: 
– in a rotation mode, for the rotation of the input vector 
w0 by angle θ; 
– in a translation mode, for the computation of the vec-
tor length and the angle between that vector and x 
axis. 
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Because the translation mode, required for the stator 
flux magnitude and angle calculation in the DTC algo-
rithm, needs the rotation of the input vector by the speci-
fied angle, first the realisation of the rotation mode is 
presented below.  
The rotation operation on two vectors: the input vector 
[ ]Tyxw 000 ,=  and output vector [ ]Tnnn yxw ,=  can 
be written as follows:  
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Substituting θθ 21/1cos tg+= , the relationship (3) 
can be rearranged as follows:  
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The vector rotation in the CORDIC method is per-
formed in iterations. The angle θ is divided into n small 
elementary angle steps αi.  The sum of αi approximates 
the value of the θ angle, when the direction of the rotation 
as well as the elementary direction steps σi are taken into 
account: 
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The direction of each consecutive elementary step is 
determined from the sign of the difference between the 
value of θ angle and the partial sum of the performed 
elementary steps:  
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An additional variable zi, is incorporated to the algo-
rithm in order to accumulate the sum of the performed 
steps. Thus the determination of the consecutive elemen-
tary step direction is simplified. If elementary angles are 
chosen according to the relationship: 
1,...,2,1,0,2tg −== − niiiα    (7) 
the mathematical operations in the computational process 
can be reduced to mere summation and bit shifting.  
In the rotation mode the initial vector [ ]Tyxw 000 ,=  
and rotation angle z0= θ, constitute the algorithm’s input. 
Following this algorithm:  
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It should be noticed that during the execution of the 
elementary steps sequence, the input vector is constantly 
increased by the coefficient Kn, referred as the scale coef-
ficient. Kn approaches 1,647 (rounded), when the itera-
tions number approaches infinity.  
The calculations scheme in the case of translation 
mode is analogous. The calculations consist in rotating 
the input vector w0 in such manner, that the resultant 
angle would equal zero. Hence, we obtain: 
0zKx nn =                  (16) 
0=ny                     (17) 
θ=nz .                  (18) 
V. FPGA IMPLEMENTATION OF THE DIRECT TORQUE 
CONTROL METHOD 
In the test application for the DTC induction motor 
structure, considered in this paper, two fundamental sub-
systems can be distinguished: 
– subordinate subsystem − all algorithms required in the 
DTC scheme implemented in FPGA (see Fig. 2); 
– supervised subsystem − enabling data acquisition, 
signal analysis, tests initialisation and management, 
implemented in a PXI industrial PC.  
The supervised system sends the information about the 
desired motor speed value to FPGA via LabVIEW stan-
dard communication interface, where the consecutive 
values of the reference speed, necessary for the speed 
controller, are determined taking into account the as-
sumed speed ramp. The speed ramp can also be param-
eterized from the PXI level. 
The DTC algorithm was decomposed into the follow-
ing tasks:  
– data acquisition, 
– algebraic coordinate transformations of measured sta-
tor phase currents and calculated stator voltages from 
phase variables ABC to stationary reference frame 
values α-β, 
– estimation of the stator flux vector coordinates, 
– electromagnetic torque estimation, 
– determination of the stator flux’s amplitude and posi-
tion (using CORDIC) for the sector N determination, 
– sector determination,  
– comparators’ states determination, 
– determination of the appropriate set of the inverters 
switch on states. 
The specified tasks are performed parallely using the 
FPGA matrix. These data are exchanged between the 
signal processing paths either by means of FIFO queue or 
buffers in the form of cells in the embedded RAM. The 
signal processing paths were designed taking advantage 
of the PIPELINE technique and hardware arithmetic 
blocks (multiplication and summation ones using the 
hardware DSP blocks and performed in a single clock 
cycle). Hence, the numerical efficiency is improved. The 
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implementation of the stator flux estimator, based on (1) 
was enriched by the mechanisms for numerical stabiliza-
tion preventing the integration block saturation, which 
may occur when there are offsets in the integrated sig-
nals. The stator flux coordinates Ψsα ,Ψsβ  are trans-
formed to polar coordinates ( sΨ ,γΨs), using the 
CORDIC scheme.  
The CORDIC algorithm was incorporated into the 
FPGA application in the form of IP (Intellectual Prop-
erty) kernels [2], [4], generated in XILINX ISE environ-
ment (integrated environment for FPGA application de-
velopment). The kernels are embedded to the application 
by means HDL nods, containing the appropriate inter-
faces in VHDL language [14] and providing the commu-
nication between IP kernels and the rest of application.  
With the information on the stator flux angular posi-
tion, determined by means of CORDIC method, the de-
termination of the stator flux sector N is possible. In order 
to specify a sector N, the modulo operation was used. 
Applying the modulo dividing of the angular position 
value of the stator flux vector by pi/6 (within the range 
form –pi to pi), we obtain 12 sectors – six of the negative 
numbers and six of the positive ones. Next, the appropri-
ate sector, corresponding either to the classical switching 
DTC table with 6 sectors [8] or to the modified one with 
12 sectors [3] (Fig. 3), can be assigned to those numbers. 
 
Fig. 3. The scheme for α-β surface division - classical version (N=6) 
and the version with mod pi/6 operation (N=12) 
 
 
Fig. 4. The scheme of one parallel data processing loop for sector  
detection 
 
In the considered application the proposed method 
based upon the CORDIC algorithm and modulo opera-
tions was used for the purpose of the classical DTC with 
6 sectors. 
The scheme of one parallel data processing loop for the 
sector detection and determination of the stator flux vec-
tor magnitude is presented in Fig. 4. The control algo-
rithm was performed in per unit system. 
The switching table is addressed by the sector number 
N and a word corresponding to the comparators’ state 
(dΨ, dM). The sets of transistors switch-on states (sA, sB, 
sC) are read from the table, then written in the RAM 
buffers and eventually read by the processing loop for the 
inverter control and supervision. This loop is also capable 
of break-down handling. 
Apart from the elements discussed above, the FPGA 
application contains the encoder handling block, which 
enables parameterization of the PI type speed controller 
as well as determination of the rotor position and the 
motor speed (Fig. 1). Moreover, the application makes 
possible the transferring of selected variables to the DAC 
converters in order to ensure both monitoring and param-
eterization of the selected algorithm’s blocks from the 
supervisory application level.  
VI. EXPERIMENTAL RESULTS  
The experimental tests were performed with the aid of 
the National Instruments industrial computer with RIO 
PXI-7831R card [7], containing the Xilinx Virtex-II 
FPGA consisting of one million arrays density as well as 
measurement cards, like PXI-4472 card, which provided 
this application with the signals transfer form PXI-7831R 
card. The scheme of this experimental setup is presented 
in Figure 5. The parallel FPGA application for the PXI-
7831R card as well as the supervisory application for the 
industrial computer, were developed [5]. 
 
Fig. 5. Experimental setup 
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The supervisory application preformed the following 
tasks: FPGA monitoring, data exchange between the 
user’s panel in the industrial PC and the FPGA applica-
tion, signals acquisition from the FPGA card as well as 
motor phase currents acquisition using LEM converters. 
Furthermore, the application was supplemented by the 
FFT, THD measurements and frequency of the available 
signals measurement.  
The CORDIC operations and operations dealing with 
data acquisition, speed measurement, speed control, DTC 
control, determination of the required ramps and profiles 
as well as inverter’s control were executed by means of 
FPGA. In the following figures the chosen experimental 
results are demonstrated. 
a) 
 
b) 
 
Fig. 6. The rotor  speed transient for reversal operation Ωset = ±1 (a) 
 and speed reference changes (b) of the DTC drive 
 
Fig. 7. The hodograph of the stator flux vector 
 
Fig. 8. The stator flux vector α −β components, flux magnitude and 
angle transients, determined using the CORDIC in translation mode 
 
 
Fig. 9. The stator flux angle along with the appropriate sector  
numbers, determined using the CORDIC in translation mode 
 
 
Fig. 10. Measured phase currents at nominal speed of the induction 
motor in DTC structure 
 
The rotor speed transient recorded during slow motor 
reverse operation in DTC structure is presented in Fig. 6a, 
while in Fig. 6 b the response of the drive system to dif-
ferent speed reference changes  are demonstrated. 
The stator flux hodograph is shown in Fig. 7, while 
transients of the stator flux α−β components, stator flux 
magnitude and rotation angle, determined by means of 
CORDIC, algorithm are presented in the Fig. 8. The an-
gle of stator flux vector, along with the corresponding 
sector numbers, are presented in Fig. 9 and transients of 
the phase currents are demonstrated in Fig. 10 for the 
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nominal motor speed. The measured induction motor 
torque and the estimated torque (calculated using (2)) for 
the step load torque changes are presented in Fig.11. 
a) 
 
b) 
 
Fig. 11. The measured motor torque versus the estimated torque under 
step load torque changes 
 
The presented experimental results confirm proper be-
havior of the induction motor drive system with DTC 
control strategy, fully realized in FPGA. The extremely 
fast FPGA computation time allows obtaining much 
higher throughput and overcoming the typical bottlenecks 
of DSP sequential algorithms mentioned at the beginning. 
VII. CONCLUSIONS 
Applying FPGA for electric motor control seems is an 
interesting alternative to the recently used digital signal 
processors. It should be emphasized that such high proc-
essing frequency (low loop period) as in the proposed 
FPGA application, cannot be obtained by means of any 
DSP application, even such, which takes advantage of the 
fastest available ones.  
The experimental tests proved that the CORDIC algo-
rithms can be successfully applied to electric drives to 
provide the coordinate transformation form the stationary 
reference frame α−β to polar system, required for the 
stator flux vector magnitude and position calculation in 
DTC method, as well as to synchronous reference frame 
x−y system and inverse transformations, which are re-
quired in the other vector control methods (FOC) of the 
induction motor drives. Moreover, those algorithms can 
also be useful for performing the roots extraction and 
calculations of elementary functions’ values. 
The developed FPGA-based DTC structure enables de-
signing an efficient application for induction motor con-
trol. Due to the high processing frequency, the digital 
FPGA-based DTC application is similar in its features to 
the analogue realisation based on the comparators. Yet all 
the advantages of the digital structure, i.e. high flexibility, 
parameterization capability, etc. remain unchanged. Fur-
thermore, FPGA is hardware realization of a digital data 
processing algorithm, hence the reliability of the control 
system is improved.  
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